WO2020046710A2 - Nanowire light emitting switch devices and methods thereof - Google Patents

Nanowire light emitting switch devices and methods thereof Download PDF

Info

Publication number
WO2020046710A2
WO2020046710A2 PCT/US2019/047707 US2019047707W WO2020046710A2 WO 2020046710 A2 WO2020046710 A2 WO 2020046710A2 US 2019047707 W US2019047707 W US 2019047707W WO 2020046710 A2 WO2020046710 A2 WO 2020046710A2
Authority
WO
WIPO (PCT)
Prior art keywords
set forth
light emitting
region
nanowire
emitting diode
Prior art date
Application number
PCT/US2019/047707
Other languages
French (fr)
Other versions
WO2020046710A3 (en
Inventor
Matthew Hartensveld
Jing Zhang
Original Assignee
Matthew Hartensveld
Jing Zhang
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matthew Hartensveld, Jing Zhang filed Critical Matthew Hartensveld
Priority to KR1020217005020A priority Critical patent/KR102483509B1/en
Priority to GB2102306.4A priority patent/GB2591189B/en
Priority to JP2021533388A priority patent/JP7285491B2/en
Priority to CN201980054562.5A priority patent/CN113646894B/en
Publication of WO2020046710A2 publication Critical patent/WO2020046710A2/en
Publication of WO2020046710A3 publication Critical patent/WO2020046710A3/en

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10H—INORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H29/00—Integrated devices, or assemblies of multiple devices, comprising at least one light-emitting semiconductor element covered by group H10H20/00
    • H10H29/10—Integrated devices comprising at least one light-emitting semiconductor component covered by group H10H20/00
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
    • H10D86/60—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs wherein the TFTs are in active matrices
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/031—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/6728—Vertical TFTs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/6729—Thin-film transistors [TFT] characterised by the electrodes
    • H10D30/673—Thin-film transistors [TFT] characterised by the electrodes characterised by the shapes, relative sizes or dispositions of the gate electrodes
    • H10D30/6735—Thin-film transistors [TFT] characterised by the electrodes characterised by the shapes, relative sizes or dispositions of the gate electrodes having gates fully surrounding the channels, e.g. gate-all-around
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/6729—Thin-film transistors [TFT] characterised by the electrodes
    • H10D30/6737—Thin-film transistors [TFT] characterised by the electrodes characterised by the electrode materials
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/674—Thin-film transistors [TFT] characterised by the active materials
    • H10D30/675—Group III-V materials, Group II-VI materials, Group IV-VI materials, selenium or tellurium
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/6757—Thin-film transistors [TFT] characterised by the structure of the channel, e.g. transverse or longitudinal shape or doping profile
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/117—Shapes of semiconductor bodies
    • H10D62/118—Nanostructure semiconductor bodies
    • H10D62/119—Nanowire, nanosheet or nanotube semiconductor bodies
    • H10D62/122—Nanowire, nanosheet or nanotube semiconductor bodies oriented at angles to substrates, e.g. perpendicular to substrates
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/80—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
    • H10D62/85—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group III-V materials, e.g. GaAs
    • H10D62/8503—Nitride Group III-V materials, e.g. AlN or GaN
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
    • H10D86/421—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs having a particular composition, shape or crystalline structure of the active layer
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10H—INORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H20/00—Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
    • H10H20/01—Manufacture or treatment
    • H10H20/011—Manufacture or treatment of bodies, e.g. forming semiconductor layers
    • H10H20/013—Manufacture or treatment of bodies, e.g. forming semiconductor layers having light-emitting regions comprising only Group III-V materials
    • H10H20/0133—Manufacture or treatment of bodies, e.g. forming semiconductor layers having light-emitting regions comprising only Group III-V materials with a substrate not being Group III-V materials
    • H10H20/01335—Manufacture or treatment of bodies, e.g. forming semiconductor layers having light-emitting regions comprising only Group III-V materials with a substrate not being Group III-V materials the light-emitting regions comprising nitride materials
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10H—INORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H20/00—Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
    • H10H20/01—Manufacture or treatment
    • H10H20/011—Manufacture or treatment of bodies, e.g. forming semiconductor layers
    • H10H20/013—Manufacture or treatment of bodies, e.g. forming semiconductor layers having light-emitting regions comprising only Group III-V materials
    • H10H20/0137—Manufacture or treatment of bodies, e.g. forming semiconductor layers having light-emitting regions comprising only Group III-V materials the light-emitting regions comprising nitride materials
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10H—INORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H20/00—Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
    • H10H20/062—Light-emitting semiconductor devices having field effect type light-emitting regions, e.g. light-emitting High-Electron Mobility Transistors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10H—INORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H20/00—Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
    • H10H20/80—Constructional details
    • H10H20/81—Bodies
    • H10H20/811—Bodies having quantum effect structures or superlattices, e.g. tunnel junctions
    • H10H20/812—Bodies having quantum effect structures or superlattices, e.g. tunnel junctions within the light-emitting regions, e.g. having quantum confinement structures
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10H—INORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H20/00—Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
    • H10H20/80—Constructional details
    • H10H20/81—Bodies
    • H10H20/813—Bodies having a plurality of light-emitting regions, e.g. multi-junction LEDs or light-emitting devices having photoluminescent regions within the bodies
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10H—INORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H20/00—Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
    • H10H20/80—Constructional details
    • H10H20/81—Bodies
    • H10H20/817—Bodies characterised by the crystal structures or orientations, e.g. polycrystalline, amorphous or porous
    • H10H20/818—Bodies characterised by the crystal structures or orientations, e.g. polycrystalline, amorphous or porous within the light-emitting regions
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10H—INORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H20/00—Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
    • H10H20/80—Constructional details
    • H10H20/81—Bodies
    • H10H20/819—Bodies characterised by their shape, e.g. curved or truncated substrates
    • H10H20/821—Bodies characterised by their shape, e.g. curved or truncated substrates of the light-emitting regions, e.g. non-planar junctions
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10H—INORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H20/00—Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
    • H10H20/80—Constructional details
    • H10H20/81—Bodies
    • H10H20/822—Materials of the light-emitting regions
    • H10H20/824—Materials of the light-emitting regions comprising only Group III-V materials, e.g. GaP
    • H10H20/825—Materials of the light-emitting regions comprising only Group III-V materials, e.g. GaP containing nitrogen, e.g. GaN
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10H—INORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H20/00—Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
    • H10H20/80—Constructional details
    • H10H20/83—Electrodes
    • H10H20/832—Electrodes characterised by their material
    • H10H20/833—Transparent materials
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10H—INORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H20/00—Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
    • H10H20/80—Constructional details
    • H10H20/85—Packages
    • H10H20/851—Wavelength conversion means
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10H—INORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H20/00—Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
    • H10H20/80—Constructional details
    • H10H20/85—Packages
    • H10H20/857—Interconnections, e.g. lead-frames, bond wires or solder balls
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10H—INORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H29/00—Integrated devices, or assemblies of multiple devices, comprising at least one light-emitting semiconductor element covered by group H10H20/00
    • H10H29/10—Integrated devices comprising at least one light-emitting semiconductor component covered by group H10H20/00
    • H10H29/14—Integrated devices comprising at least one light-emitting semiconductor component covered by group H10H20/00 comprising multiple light-emitting semiconductor components
    • H10H29/142—Two-dimensional arrangements, e.g. asymmetric LED layout
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10H—INORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H20/00—Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
    • H10H20/01—Manufacture or treatment
    • H10H20/032—Manufacture or treatment of electrodes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10H—INORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H20/00—Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
    • H10H20/01—Manufacture or treatment
    • H10H20/036—Manufacture or treatment of packages
    • H10H20/0361—Manufacture or treatment of packages of wavelength conversion means

Definitions

  • This technology generally relates to nanowire structures and, more particularly to nanowire light emitting switch devices and methods thereof.
  • TFTs Thin-Film Transistors
  • the future of display technology may be with nanowire light emitting diodes (LED) which are being pursued due to higher efficiencies (70% vs. 5-7%), higher reliability, and the potential to provide higher pixel densities.
  • LED light emitting diodes
  • With respect to reliability, nanowire LEDs when compared against other currently available technologies are better able to withstand long term operation and higher temperatures because of the material the nanowire LEDs can be made from.
  • transistors switches
  • a nanowire system comprising a substrate and at least one nanowire structure which extends out along an axis from a surface of the substrate.
  • the nanowire structure comprises a light emitting diode and a device driver electrically coupled to control an operational state of the light emitting diode.
  • the light emitting diode and the device driver are integrated to each share at least one doped region.
  • a method of making a nanowire system includes providing a substrate and forming at least one nanowire structure which extends out along an axis from a surface of the substrate.
  • the nano wire structure comprises a light emitting diode and a device driver electrically coupled to control an operational state of the light emitting diode.
  • the light emitting diode and the device driver are integrated to each share at least one doped region.
  • This technology provides a number of advantages including providing one or more energy efficient and reliable nanowire light emitting switch devices whose single axis oriented and integrated shared layer structure enables a high pixel density array to be easily fabricated.
  • examples of the claimed technology makes novel use of GaN, a material common in the light emitting layers of LED structures, but not in layers of a transistor that switch the LED structures on and off.
  • energy efficiencies of up to about 70% can be obtained compared with energy efficiencies of about 5-7% found with prior technologies.
  • These energy efficiency gains enable a huge reduction in power consumption and as a result also substantially extend battery life.
  • these and other examples of the nanowire light emitting switch devices are able to achieve pixel cross sections in the low single digit micron range, with the potential to realize even higher resolutions, enabling display resolutions that are orders of magnitude greater than prior existing displays.
  • examples of the claimed technology achieve a true monolithic nanowire light emitting switch device using a single semiconductor material system.
  • the unique structure of this nanowire light emitting switch device which shares at least one layer between the LED and the device driver, has fewer layers than prior LED structures that required multiple layers and space consuming layouts.
  • these examples of the claimed technology enable a much simpler manufacturing process than required for multi- material LED’s, with fewer steps and the ability to form all functional layers of the LED and the active device driver before performing etching steps and before adding the source metal, gate metal, drain metal and insulating layers to complete the nanowire light emitting switch device or array.
  • the claimed technology has other advantages over prior technologies.
  • prior technologies have required the use of not only multiple layers, but also multiple materials in the light emitting and FET layers of the LED, combined with a multitude of metal layers that have resulted in added processing costs.
  • examples of the claimed technology can rely on a one material system, GaN in this example, for the light emitting and FET layers, and with only three associated metal or other conductive layers. Removing the need for the additional layers and different materials required with prior multi-material systems with examples of the claimed technology substantially simplifies the design to decrease both the manufacturing cost and time.
  • examples of the claimed technology offer the potential for greater yields and a lOOx improvement in resolution over prior technologies.
  • FIG. 1 A is a cross-sectional view of an example of a nanowire array system with a plurality of nanowire light emitting switch devices
  • FIG. 1B is a partially cutaway and partially perspective view of a portion of the nano wire array system shown in FIG. 1 A
  • FIG. 1C is a perspective view of an example of one of the nanowire light emitting switch devices shown in FIGS. 1A-1B;
  • FIGS. 2A-2F are perspective views of an example of a method of making an example of the nanowire array system.
  • FIG. 3 is a cross-sectional view of another example of the nanowire array system illustrating another fabrication technique.
  • FIG. 4 is a cross-sectional view of yet another example of the nanowire array system illustrating yet another fabrication technique. DETAILED DESCRIPTION
  • FIGS. 1 A-1C An example of a nano wire array system 20(1) is illustrated in FIGS. 1 A-1C.
  • the nanowire array system 20(1) includes a plurality of spaced apart nanowire light emitting switch devices 11, conductive layers 12, 13, and 14, insulating layers 16, and a substrate 17, although the system may include other types and/or numbers of systems, devices, components, layers, regions or other elements in other configurations.
  • This technology provides a number of advantages including providing one or more energy efficient and reliable nanowire light emitting switch devices whose single axis oriented and integrated shared layer structure enables a high pixel density array to be easily fabricated.
  • the substrate 17 comprises a layer of Al 2 0 3 (sapphire), although other types and/or numbers of substrates may be used, such as SiC (silicon carbide) substrate or silicon (Si) substrate by way of example only.
  • the conductive layers 12, 13, and 14 each comprise a metal layer, although each of the conductive layers may comprise other types and/or numbers of conductive layers and/or other materials.
  • the conductive layer 12 forms a drain contact layer located on an end of each of the spaced apart nanowire light emitting switch devices 11, although other types and/or numbers of conductive layers in other configurations may be used.
  • the conductive layer 13 forms a source contact layer located adjacent another end of each of the spaced apart nano wire light emitting switch devices 11, although other types and/or numbers of conductive layers in other configurations may be used.
  • the conductive layer 14 forms a gate metal contact layer located around at least a portion of channel region 7 of each of the spaced apart nanowire light emitting switch devices 11, although other types and/or numbers of conductive layers in other configurations may be used.
  • a transparent conductive film (TCF) 15 comprises another conductive layer which may be formed to couple together one or more of the conductive layers 12 for one or more of the spaced apart nanowire light emitting switch devices 11, although other types and/or numbers of conductive layers in other configurations may be used. As illustrated in cross-sectional view in FIG. 1 A, the spaced apart nanowire light emitting switch devices 11 may for example with the transparent conductive film (TCF) 15 couple three separate conductive layers 12 for three nano wire light emitting switch devices 11.
  • the size, density, and brightness of pixels in a pixel array formed in this example by the spacing of the light emitting switch devices 11, also referred to a nanowire structures or nanowires in examples herein, can also be changed by varying the widths of conducting layers 14 and conducting layers 15 to increase or decrease the number of light emitting switch devices 11 functioning as a single display pixel.
  • FIG. 1B illustrates an example of multiple light emitting switch devices 11 that share conducting layers 14 and conducting layers 15.
  • a transparent insulator 16 is located between the conductive layer 13 and conductive layer 14 and between the conductive layer 13 and at least a portion of the transparent conductive film (TCF) 15 and about a corresponding portion of each of the spaced apart nanowire light emitting switch devices 11, although other types and/or numbers of insulating layers in other configurations may be used.
  • TCF transparent conductive film
  • the spaced apart nano wire light emitting switch devices 11 each comprise light emitting diode (LED) layers 8, 9, and 10 and a field effect transistor (FET) or other device driver or switch comprising layers 6, 7, and 8, although each of the devices may comprise other types and/or numbers of other layers, regions, or other elements.
  • the FET is coupled to control an operational state, i.e. an on state or an off state in this example, of the LED in each nanowire light emitting switch device 11, although other types of drivers or switches may be used.
  • the LED and the FET advantageously share a layer or other doped region 8 to help minimize lost space from prior positioning of the device driver or switch adjacent the LED taking up valuable real estate.
  • the LED and the FET advantageously are each constructed to extend out from the substrate 17 along a single axis to enable a much more compact narrow design enabling closer spacing of the nanowire light emitting switch devices 11 so that much higher resolution can be achieved, although other configurations may be used.
  • Each pixel made by one or more of the light emitting switch devices 11 also can have the brightness modulated through the inclusion of the device driver which in this example is the FET of the light emitting switch devices 11. Brightness levels can for example be changed through electrical biases to conductive layer 14 and/or conductive layer 15.
  • the layer 6 of the field effect transistor (FET) or other device driver or switch is an electron rich source region for the FET that is grown or otherwise formed on the substrate 17, although other types of source regions may be used.
  • the layer 6 is an unintentionally doped (u-GaN) buffer layer, although again other types of source regions may be used, such as an n-type GaN layer by way of example only.
  • the u- GaN buffer layer 6 as the electron rich source region for the FET is possible due to the high electron concentration of 10 cm -10 cm , from 0 2 and defect incorporation.
  • the layer 7 of the field effect transistor (FET) or other device driver or switch is an electron deficient channel region for the FET that is grown or otherwise formed on the layer 6, although other types of channel regions may be used.
  • the layer 7 is a thicker layer of u-GaN than the source region 6, although again other types of channel regions may be used, such as a p-type GaN layer.
  • Use of this thicker u-GaN layer 7 as the electron deficient channel region for the FET is possible due to intrinsic nitrogen vacancies in the material, making the layer slightly n-type.
  • the layer 8 of the field effect transistor (FET) or other device driver or switch is an electron rich drain region for the FET that is grown or otherwise formed on the layer 7, although other types of source regions may be used.
  • the layer 8 is an n-type GaN layer, although again other types of drain regions may be used.
  • This layer 8 is shared between the FET and LED of the nanowire light emitting switch device 11 and acts as an electron rich layer of the LED.
  • the GaN layer for layer 8 comprises a cathode region of the LED and a drain region of the FET or other device driver.
  • the layer 9 is a multiple quantum well (MQW) region 9 with for example
  • InGaN or AlGaN quantum wells and GaN or AlGaN barriers for the LED that efficiently generate light may be used. More specifically, in this example light emission from the LED makes use of this layer 9 which is a multiple quantum well (MQW) region, where layers of Indium Gallium Nitride (InGaN) or Aluminum Gallium Nitride (AlGaN) are confined between layers of GaN or AlGaN in order to trap electron-hole pairs for the generation of light.
  • one or more other layers of material may be on layer 9 that alter a spectral emission.
  • one or more of the additional layers may comprise a color converter.
  • the layer 10 is a p-GaN region 10 or anode region for the LED, although again other types of regions and other configurations for the regions of the LED may be used.
  • This layer 10 with layers 8 and 9 complete this example of the LED of each of the nanowire light emitting switch devices 11. Accordingly, in this example, the LED and FET are connected in series with a shared layer 8 and with the FET being able to switch the LED between“on” or“off’ operational states.
  • each of the layers of the FET and LED may be advantageously formed from the same material, e.g. GaN based material, which reduces the number of materials required for manufacturing providing resulting efficiencies.
  • the GaN based material in the LED light emitting region and FET is intrinsically transparent and, when combined with a select choice of one or more metals, the array system can be made optically transparent. This optical transparency enables examples of this technology to be used in a number of new applications, such as various different types of display technologies including for example augmented reality displays.
  • This optical transparency and single axis oriented structure for the nanowire light emitting switch device 11 enables the generation of flexible display devices for use in wearable and otherwise curved electronics.
  • FIGS.2A-2F an example of a method of making the example of the nanowire array system is illustrated.
  • fabrication of this integrated LED-FET device may employ fabrication techniques readily available in the semiconductor industry, allowing easy adoption of this technology. More specifically, examples of the claimed technology may make use of conventionally grown LED layers, using a metal organic chemical vapor deposition (MOCVD) tool in wide commercial use.
  • MOCVD metal organic chemical vapor deposition
  • an electron rich source layer or region 6 is grown on the substrate 17, which again could in these examples be either an unintentionally doped (u-GaN) buffer layer or an n-type GaN layer.
  • u-GaN unintentionally doped
  • n-type GaN layer an unintentionally doped (u-GaN) buffer layer or an n-type GaN layer.
  • u-GaN buffer layer is possible due to the high electron concentration of l0 17 cm 3 -l0 2 °cm 3 , from 0 2 and defect incorporation.
  • the substrate 17 is AFCF (sapphire), although in other types of substrates may be used, such as a SiC (silicon carbide) substrate or a silicon (Si) substrate.
  • an electron deficient channel layer or region 7 is grown on layer or region 6 which again can be a thicker layer of u-GaN than used for layer or region 6 or a p- type GaN layer. ETse of a thicker u-GaN layer as the electron deficient channel region 7 is possible due to intrinsic nitrogen vacancies in the material, making the layer slightly n-type.
  • the electron rich layer 8 is grown or otherwise formed on the layer 7.
  • the bottom electron rich source region 6, the electron deficient channel region 7, and the n- GaN drain region 8 create the required structure for this example of a FET for each of the nanowire light emitting switch devices 11. As discussed below, this layer 8 is shared by the FET with the LED of this example of the nanowire light emitting switch devices 11.
  • a multiple quantum well (MQW) region 9 with InGaN or AlGaN quantum wells and GaN or AlGaN barriers that efficiently generate light is formed on the shared layer or region 8.
  • MQW multiple quantum well
  • a p-GaN region 10 is formed on the multiple quantum well (MQW) region 9 for the LED for 10 for this example of each of the nanowire light emitting switch devices 11.
  • the LED comprising layers 8, 9, and 10 and the FET comprising layers 6, 7, and 8 are connected in series with a shared layer 8 and with the FET coupled to be able to switch the LED between“on” or“off’ operational states.
  • the shared electron rich initial layer again functions both as the cathode for the LED and the drain region for the FET for each of the nanowire light emitting switch devices 11 in this example.
  • an exposed surface of the p-GaN layer 10 may be patterned through a metal lift-off process to deposit Ni or other conductive material, which both acts as the ohmic p-type GaN contact for layer or region 12 and as the hard mask for the chlorine based dry etch as shown in FIG. 2A-2B.
  • the nano wires 11 can then undergo an optional anneal in 0 2 to create NiO for a more ohmic contact to the p-GaN layer or region 12.
  • the chlorine based dry etch can be used in order to selectively remove material to leave nanowire light emitting switch devices 11 which each extend along a single axis out from the substrate 17 as shown in FIG. 2B.
  • a Ti based or other conductive material metallization is thermally evaporated, coating just the tips of the nanowire light emitting switch devices 11 and base as shown in FIG. 2C.
  • An optional anneal may then be performed to generate TiN from the metal, further increasing the n-type nature of the u-GaN buffer layer or region 6.
  • a transparent insulator 16 is then coated and etched back to uncover everything above the upper boundary of the electron rich source region or layer 6 as shown in FIG. 2D.
  • the insulator 16 acts as a spacer to separate the metal or conductive layers 13 and 14 from each other.
  • lines of metal for the gate layer 14 are then patterned with a lift-off process.
  • Metals, such as Ni are thermally evaporated coating the tops of the nanowire light emitting switch devices 11 with the conductive layer or wire 12 and the insulator 16, forming the layer 14 comprising a gate-all-around coupling to the u-GaN region as shown in FIG. 2D.
  • examples of the claimed technology may wrap the gate around at least a portion of the channel region or layer 7 of each of the nanowire light emitting switch devices 11 which provides fast switching and lowers power consumption when in an“off’ operational state.
  • more optically transparent insulation 16 may then be coated and etched back to reveal just the tips of the wires 12. Lift-off may again be used to pattern lines of a transparent conductive film (TCF) 15 to form the top interconnects 15 as shown in FIG. 2E.
  • TCF transparent conductive film
  • the insulator 16 may be selectively etched away to expose the buried metal or conductive layers 13 and 14 for external connection as shown in FIG. 2F.
  • a gate insulator along the nanowire sides may be alternatively integrated.
  • This layer by layer fabrication enables precise control over and customization of the final design and layout.
  • Another advantage as noted earlier is this technology is able to utilize existing fabrication methodologies.
  • the device layout illustrated in this particular layout creates a cross design in order to selectively address individual nanowires 11 for display purposes.
  • the source metal or conductive layer 13 is common to all nanowires, acting as a common ground connection, while the gate metal or conductive layer 14 and drain metal or conductive layer 15 are alternatively addressed in rows and columns.
  • this method of fabrication utilizes a bottom-up growth technique through use of an insulating layer 16 for selective area growth.
  • Selective area growth of the nanowire light emitting switch devices 11 can allow for separate growths to occur to create nanowire light emitting switch devices 11 that each emit distinct colors.
  • Variations in the opening size of the insulating layer 16 can be used with a single growth process in order to create as-grown nanowire light emitting switch devices 1 lwhich emit distinct colors.
  • FIG. 4 an alternative method of fabricating nanowire light emitting switch devices 11 in a nanowire array system 20(3) is shown. This method is the same as illustrated and described with reference to FIGS. 2A-2F except as otherwise illustrated or described by way of the examples herein.
  • this method of fabrication the MQW region 9 and p-type region 10 of the grown LED can wrap around a portion of shared n-GaN region 8.
  • examples of the claimed technology may be utilized for a variety of different types of application.
  • the claimed technology can be used for a variety of different types of display technologies from smart watches, to TVs, to phones.
  • the nanowire light emitting switch devices 11, each being the individual pixels, can be advantageously spaced to provide much higher resolution.
  • the claimed technology can be used to replace typical display technology, due to the transparent nature discussed earlier. As a result, examples of the claimed technology work exceedingly well in creating heads-up display technology.

Landscapes

  • Led Devices (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)
  • Chemical & Material Sciences (AREA)
  • Junction Field-Effect Transistors (AREA)
  • Led Device Packages (AREA)
  • Engineering & Computer Science (AREA)
  • Materials Engineering (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Electroluminescent Light Sources (AREA)

Abstract

A nanowire system includes a substrate and at least one nanowire structure which extends out along an axis from a surface of the substrate. The nanowire structure comprises a light emitting diode and a device driver electrically coupled to control an operational state of the light emitting diode. The light emitting diode and the device driver are integrated to each share at least one doped region.

Description

NANOWIRE LIGHT EMITTING SWITCH DEVICES AND METHODS THEREOF
[0001] This application claims the benefit of U.S. Provisional Patent Application
Serial No. 62/722,268, filed August 24, 2018, which is hereby incorporated by reference in its entirety. FIELD
[0002] This technology generally relates to nanowire structures and, more particularly to nanowire light emitting switch devices and methods thereof.
BACKGROUND
[0003] Current display resolution is reaching its practical limitations. To enable advances in pixel density and resolution the Thin-Film Transistors (TFTs) included in displays must be further reduced in size.
[0004] Accordingly, the future of display technology may be with nanowire light emitting diodes (LED) which are being pursued due to higher efficiencies (70% vs. 5-7%), higher reliability, and the potential to provide higher pixel densities. With respect to reliability, nanowire LEDs when compared against other currently available technologies are better able to withstand long term operation and higher temperatures because of the material the nanowire LEDs can be made from. However, with respect to higher pixel densities, there has been no easy way to densely integrate nanowire LEDs with transistors (switches) that turn them“on” or“off’. Currently available approaches to address this issue sacrifice LED area along as well as device performance thus limiting potential applications.
[0005] In particular, previous works on combining transistors with LEDs have relied on approaches that degrade LED performance, consume area, and increase cost. These approaches include methods such as, dedicating an area for the lateral growth of another material to create a High Electron Mobility Transistor (HEMT). Unfortunately, this process leads to reduced LED performance and takes up an undesirable portion of the total device area.
[0006] Another approach has tried growth on silicon which is combined with CMOS transistors. Unfortunately, growth on silicon can create defects in the LEDs due to the mismatch of material, which correspondingly degrades performance. Additionally, this approach still struggles with managing temperature variations and still consumes too much area.
[0007] Yet another approach has tried flip-chip bonding with LEDs on silicon. With this approach, LEDs are separately fabricated, individually cut out, and then mounted on top of a silicon wafer to combine the LEDs with CMOS transistors on silicon. Unfortunately, this approach has reliability concerns from the hundreds of separate LEDs that need to be connected together, along with the inability to shrink in size past existing technology.
SUMMARY [0008] A nanowire system comprising a substrate and at least one nanowire structure which extends out along an axis from a surface of the substrate. The nanowire structure comprises a light emitting diode and a device driver electrically coupled to control an operational state of the light emitting diode. The light emitting diode and the device driver are integrated to each share at least one doped region. [0009] A method of making a nanowire system includes providing a substrate and forming at least one nanowire structure which extends out along an axis from a surface of the substrate. The nano wire structure comprises a light emitting diode and a device driver electrically coupled to control an operational state of the light emitting diode. The light emitting diode and the device driver are integrated to each share at least one doped region. [0010] This technology provides a number of advantages including providing one or more energy efficient and reliable nanowire light emitting switch devices whose single axis oriented and integrated shared layer structure enables a high pixel density array to be easily fabricated. In particular, examples of the claimed technology makes novel use of GaN, a material common in the light emitting layers of LED structures, but not in layers of a transistor that switch the LED structures on and off. With these GaN-based examples of the nanowire light emitting switch devices, energy efficiencies of up to about 70% can be obtained compared with energy efficiencies of about 5-7% found with prior technologies. These energy efficiency gains enable a huge reduction in power consumption and as a result also substantially extend battery life. Further, these and other examples of the nanowire light emitting switch devices are able to achieve pixel cross sections in the low single digit micron range, with the potential to realize even higher resolutions, enabling display resolutions that are orders of magnitude greater than prior existing displays.
[0011] Additionally, examples of the claimed technology achieve a true monolithic nanowire light emitting switch device using a single semiconductor material system. The unique structure of this nanowire light emitting switch device, which shares at least one layer between the LED and the device driver, has fewer layers than prior LED structures that required multiple layers and space consuming layouts. Additionally, these examples of the claimed technology enable a much simpler manufacturing process than required for multi- material LED’s, with fewer steps and the ability to form all functional layers of the LED and the active device driver before performing etching steps and before adding the source metal, gate metal, drain metal and insulating layers to complete the nanowire light emitting switch device or array.
[0012] Further, the claimed technology has other advantages over prior technologies. By way of example, prior technologies have required the use of not only multiple layers, but also multiple materials in the light emitting and FET layers of the LED, combined with a multitude of metal layers that have resulted in added processing costs. In sharp contrast, examples of the claimed technology can rely on a one material system, GaN in this example, for the light emitting and FET layers, and with only three associated metal or other conductive layers. Removing the need for the additional layers and different materials required with prior multi-material systems with examples of the claimed technology substantially simplifies the design to decrease both the manufacturing cost and time.
Additionally, examples of the claimed technology offer the potential for greater yields and a lOOx improvement in resolution over prior technologies. BRIEF DESCRIPTION OF THE DRAWINGS
[0013] FIG. 1 A is a cross-sectional view of an example of a nanowire array system with a plurality of nanowire light emitting switch devices;
[0014] FIG. 1B is a partially cutaway and partially perspective view of a portion of the nano wire array system shown in FIG. 1 A [0015] FIG. 1C is a perspective view of an example of one of the nanowire light emitting switch devices shown in FIGS. 1A-1B;
[0016] FIGS. 2A-2F are perspective views of an example of a method of making an example of the nanowire array system; [0017] FIG. 3 is a cross-sectional view of another example of the nanowire array system illustrating another fabrication technique; and
[0018] FIG. 4 is a cross-sectional view of yet another example of the nanowire array system illustrating yet another fabrication technique. DETAILED DESCRIPTION
[0019] An example of a nano wire array system 20(1) is illustrated in FIGS. 1 A-1C.
The nanowire array system 20(1) includes a plurality of spaced apart nanowire light emitting switch devices 11, conductive layers 12, 13, and 14, insulating layers 16, and a substrate 17, although the system may include other types and/or numbers of systems, devices, components, layers, regions or other elements in other configurations. This technology provides a number of advantages including providing one or more energy efficient and reliable nanowire light emitting switch devices whose single axis oriented and integrated shared layer structure enables a high pixel density array to be easily fabricated.
[0020] Referring more specifically to FIGS. 1 A-1B, in this example of the nanowire array system 20(1) the substrate 17 comprises a layer of Al203 (sapphire), although other types and/or numbers of substrates may be used, such as SiC (silicon carbide) substrate or silicon (Si) substrate by way of example only.
[0021] The conductive layers 12, 13, and 14 each comprise a metal layer, although each of the conductive layers may comprise other types and/or numbers of conductive layers and/or other materials. In this example, the conductive layer 12 forms a drain contact layer located on an end of each of the spaced apart nanowire light emitting switch devices 11, although other types and/or numbers of conductive layers in other configurations may be used. Additionally, in this example, the conductive layer 13 forms a source contact layer located adjacent another end of each of the spaced apart nano wire light emitting switch devices 11, although other types and/or numbers of conductive layers in other configurations may be used. Further, in this example, the conductive layer 14 forms a gate metal contact layer located around at least a portion of channel region 7 of each of the spaced apart nanowire light emitting switch devices 11, although other types and/or numbers of conductive layers in other configurations may be used.
[0022] A transparent conductive film (TCF) 15 comprises another conductive layer which may be formed to couple together one or more of the conductive layers 12 for one or more of the spaced apart nanowire light emitting switch devices 11, although other types and/or numbers of conductive layers in other configurations may be used. As illustrated in cross-sectional view in FIG. 1 A, the spaced apart nanowire light emitting switch devices 11 may for example with the transparent conductive film (TCF) 15 couple three separate conductive layers 12 for three nano wire light emitting switch devices 11.
[0023] The size, density, and brightness of pixels in a pixel array formed in this example by the spacing of the light emitting switch devices 11, also referred to a nanowire structures or nanowires in examples herein, can also be changed by varying the widths of conducting layers 14 and conducting layers 15 to increase or decrease the number of light emitting switch devices 11 functioning as a single display pixel. FIG. 1B illustrates an example of multiple light emitting switch devices 11 that share conducting layers 14 and conducting layers 15.
[0024] A transparent insulator 16 is located between the conductive layer 13 and conductive layer 14 and between the conductive layer 13 and at least a portion of the transparent conductive film (TCF) 15 and about a corresponding portion of each of the spaced apart nanowire light emitting switch devices 11, although other types and/or numbers of insulating layers in other configurations may be used.
[0025] Referring more specifically to FIGS. 1 A-1C, the spaced apart nano wire light emitting switch devices 11 each comprise light emitting diode (LED) layers 8, 9, and 10 and a field effect transistor (FET) or other device driver or switch comprising layers 6, 7, and 8, although each of the devices may comprise other types and/or numbers of other layers, regions, or other elements. In this example, the FET is coupled to control an operational state, i.e. an on state or an off state in this example, of the LED in each nanowire light emitting switch device 11, although other types of drivers or switches may be used.
Additionally, in this example, the LED and the FET advantageously share a layer or other doped region 8 to help minimize lost space from prior positioning of the device driver or switch adjacent the LED taking up valuable real estate. Further, in this example the LED and the FET advantageously are each constructed to extend out from the substrate 17 along a single axis to enable a much more compact narrow design enabling closer spacing of the nanowire light emitting switch devices 11 so that much higher resolution can be achieved, although other configurations may be used.
[0026] Each pixel made by one or more of the light emitting switch devices 11 also can have the brightness modulated through the inclusion of the device driver which in this example is the FET of the light emitting switch devices 11. Brightness levels can for example be changed through electrical biases to conductive layer 14 and/or conductive layer 15.
[0027] The layer 6 of the field effect transistor (FET) or other device driver or switch is an electron rich source region for the FET that is grown or otherwise formed on the substrate 17, although other types of source regions may be used. In this particular example, the layer 6 is an unintentionally doped (u-GaN) buffer layer, although again other types of source regions may be used, such as an n-type GaN layer by way of example only. The u- GaN buffer layer 6 as the electron rich source region for the FET is possible due to the high electron concentration of 10 cm -10 cm , from 02 and defect incorporation.
[0028] The layer 7 of the field effect transistor (FET) or other device driver or switch is an electron deficient channel region for the FET that is grown or otherwise formed on the layer 6, although other types of channel regions may be used. In this particular example, the layer 7 is a thicker layer of u-GaN than the source region 6, although again other types of channel regions may be used, such as a p-type GaN layer. Use of this thicker u-GaN layer 7 as the electron deficient channel region for the FET is possible due to intrinsic nitrogen vacancies in the material, making the layer slightly n-type.
[0029] The layer 8 of the field effect transistor (FET) or other device driver or switch is an electron rich drain region for the FET that is grown or otherwise formed on the layer 7, although other types of source regions may be used. In this particular example, the layer 8 is an n-type GaN layer, although again other types of drain regions may be used. This layer 8 is shared between the FET and LED of the nanowire light emitting switch device 11 and acts as an electron rich layer of the LED. In this particular example, the GaN layer for layer 8 comprises a cathode region of the LED and a drain region of the FET or other device driver.
[0030] The layer 9 is a multiple quantum well (MQW) region 9 with for example
InGaN or AlGaN quantum wells and GaN or AlGaN barriers for the LED that efficiently generate light, although other types of layers and/or wells and other barriers may be used. More specifically, in this example light emission from the LED makes use of this layer 9 which is a multiple quantum well (MQW) region, where layers of Indium Gallium Nitride (InGaN) or Aluminum Gallium Nitride (AlGaN) are confined between layers of GaN or AlGaN in order to trap electron-hole pairs for the generation of light. In other examples, one or more other layers of material may be on layer 9 that alter a spectral emission. By way of a further example, one or more of the additional layers may comprise a color converter.
[0031] The layer 10 is a p-GaN region 10 or anode region for the LED, although again other types of regions and other configurations for the regions of the LED may be used. This layer 10 with layers 8 and 9 complete this example of the LED of each of the nanowire light emitting switch devices 11. Accordingly, in this example, the LED and FET are connected in series with a shared layer 8 and with the FET being able to switch the LED between“on” or“off’ operational states.
[0032] As illustrated in the example above, each of the layers of the FET and LED may be advantageously formed from the same material, e.g. GaN based material, which reduces the number of materials required for manufacturing providing resulting efficiencies. Additionally, the GaN based material in the LED light emitting region and FET (driver or switch) is intrinsically transparent and, when combined with a select choice of one or more metals, the array system can be made optically transparent. This optical transparency enables examples of this technology to be used in a number of new applications, such as various different types of display technologies including for example augmented reality displays.
This optical transparency and single axis oriented structure for the nanowire light emitting switch device 11 enables the generation of flexible display devices for use in wearable and otherwise curved electronics. [0033] Referring to FIGS.2A-2F, an example of a method of making the example of the nanowire array system is illustrated. As illustrated by way of the example below, fabrication of this integrated LED-FET device may employ fabrication techniques readily available in the semiconductor industry, allowing easy adoption of this technology. More specifically, examples of the claimed technology may make use of conventionally grown LED layers, using a metal organic chemical vapor deposition (MOCVD) tool in wide commercial use.
[0034] Referring more specifically to FIG. 2A, first an electron rich source layer or region 6 is grown on the substrate 17, which again could in these examples be either an unintentionally doped (u-GaN) buffer layer or an n-type GaN layer. As discussed earlier, use of a u-GaN buffer layer is possible due to the high electron concentration of l017cm 3-l02°cm 3, from 02 and defect incorporation. Additionally, in this example the substrate 17 is AFCF (sapphire), although in other types of substrates may be used, such as a SiC (silicon carbide) substrate or a silicon (Si) substrate. [0035] Next an electron deficient channel layer or region 7 is grown on layer or region 6 which again can be a thicker layer of u-GaN than used for layer or region 6 or a p- type GaN layer. ETse of a thicker u-GaN layer as the electron deficient channel region 7 is possible due to intrinsic nitrogen vacancies in the material, making the layer slightly n-type.
[0036] Next, the electron rich layer 8 is grown or otherwise formed on the layer 7. The bottom electron rich source region 6, the electron deficient channel region 7, and the n- GaN drain region 8 create the required structure for this example of a FET for each of the nanowire light emitting switch devices 11. As discussed below, this layer 8 is shared by the FET with the LED of this example of the nanowire light emitting switch devices 11.
[0037] Next, to form the LED comprising layers 8, 9, and 10 for this example of each of the nanowire light emitting switch devices 11, a multiple quantum well (MQW) region 9 with InGaN or AlGaN quantum wells and GaN or AlGaN barriers that efficiently generate light is formed on the shared layer or region 8.
[0038] Next, a p-GaN region 10 is formed on the multiple quantum well (MQW) region 9 for the LED for 10 for this example of each of the nanowire light emitting switch devices 11. Accordingly, in this example, the LED comprising layers 8, 9, and 10 and the FET comprising layers 6, 7, and 8 are connected in series with a shared layer 8 and with the FET coupled to be able to switch the LED between“on” or“off’ operational states. The shared electron rich initial layer again functions both as the cathode for the LED and the drain region for the FET for each of the nanowire light emitting switch devices 11 in this example.
[0039] Next, an exposed surface of the p-GaN layer 10 may be patterned through a metal lift-off process to deposit Ni or other conductive material, which both acts as the ohmic p-type GaN contact for layer or region 12 and as the hard mask for the chlorine based dry etch as shown in FIG. 2A-2B. The nano wires 11 can then undergo an optional anneal in 02 to create NiO for a more ohmic contact to the p-GaN layer or region 12.
[0040] Next, the chlorine based dry etch can be used in order to selectively remove material to leave nanowire light emitting switch devices 11 which each extend along a single axis out from the substrate 17 as shown in FIG. 2B.
[0041] Next a Ti based or other conductive material metallization is thermally evaporated, coating just the tips of the nanowire light emitting switch devices 11 and base as shown in FIG. 2C. An optional anneal may then be performed to generate TiN from the metal, further increasing the n-type nature of the u-GaN buffer layer or region 6.
[0042] After the metal deposition a transparent insulator 16 is then coated and etched back to uncover everything above the upper boundary of the electron rich source region or layer 6 as shown in FIG. 2D. The insulator 16 acts as a spacer to separate the metal or conductive layers 13 and 14 from each other.
[0043] Next, lines of metal for the gate layer 14 are then patterned with a lift-off process. Metals, such as Ni are thermally evaporated coating the tops of the nanowire light emitting switch devices 11 with the conductive layer or wire 12 and the insulator 16, forming the layer 14 comprising a gate-all-around coupling to the u-GaN region as shown in FIG. 2D. Accordingly, examples of the claimed technology may wrap the gate around at least a portion of the channel region or layer 7 of each of the nanowire light emitting switch devices 11 which provides fast switching and lowers power consumption when in an“off’ operational state. [0044] Next, more optically transparent insulation 16 may then be coated and etched back to reveal just the tips of the wires 12. Lift-off may again be used to pattern lines of a transparent conductive film (TCF) 15 to form the top interconnects 15 as shown in FIG. 2E.
[0045] As a final step, the insulator 16 may be selectively etched away to expose the buried metal or conductive layers 13 and 14 for external connection as shown in FIG. 2F.
[0046] A variety of alternative choices may be used with each of these steps, such as using choices for the gate metal or conductive layer 14 besides Ni by way of example only.
In other examples, a gate insulator along the nanowire sides may be alternatively integrated. One of the advantages of this method is that this layer by layer fabrication enables precise control over and customization of the final design and layout. Another advantage as noted earlier is this technology is able to utilize existing fabrication methodologies.
[0047] The device layout illustrated in this particular layout creates a cross design in order to selectively address individual nanowires 11 for display purposes. In this example, the source metal or conductive layer 13 is common to all nanowires, acting as a common ground connection, while the gate metal or conductive layer 14 and drain metal or conductive layer 15 are alternatively addressed in rows and columns.
[0048] An example of a method for operating one of the nanowire light emitting switch devices 11 in a nanowire array system will now be described with reference to FIGS.
1 A- 1 C . When the gate layer 14 of the FET the nanowire light emitting switch devices 11 is energized, then electrons flow from the source region 6 through the channel region 7 into the shared drain region 8 to turn the FET and LED to an“on” operational state. From the shared drain region 8, the electrons flow through the LED to recombine with holes in the MQW region 9 to produce light. The drain contact layer 8 forward biases the LED 8-10 that is in series with the FET 6-8 allowing for a positive source to drain bias for FET operation. [0049] Referring to FIG. 3, an alternative method of fabricating nanowire light emitting switch devices 11 in a nanowire array system 20(2) is shown. This method is the same as illustrated and described with reference to FIGS. 2A-2F except as otherwise illustrated or described by way of the examples herein. In this example, this method of fabrication utilizes a bottom-up growth technique through use of an insulating layer 16 for selective area growth. Selective area growth of the nanowire light emitting switch devices 11 can allow for separate growths to occur to create nanowire light emitting switch devices 11 that each emit distinct colors. Variations in the opening size of the insulating layer 16 can be used with a single growth process in order to create as-grown nanowire light emitting switch devices 1 lwhich emit distinct colors.
[0050] Referring to FIG. 4, an alternative method of fabricating nanowire light emitting switch devices 11 in a nanowire array system 20(3) is shown. This method is the same as illustrated and described with reference to FIGS. 2A-2F except as otherwise illustrated or described by way of the examples herein. In this example, this method of fabrication, the MQW region 9 and p-type region 10 of the grown LED can wrap around a portion of shared n-GaN region 8.
[0051] As illustrated and described by way of the examples herein, examples of the claimed technology may be utilized for a variety of different types of application. For example, the claimed technology can be used for a variety of different types of display technologies from smart watches, to TVs, to phones. The nanowire light emitting switch devices 11, each being the individual pixels, can be advantageously spaced to provide much higher resolution.
[0052] In other examples, the claimed technology can be used to replace typical display technology, due to the transparent nature discussed earlier. As a result, examples of the claimed technology work exceedingly well in creating heads-up display technology.
Additionally, by way of another example, current heads-up displays rely on a bulky projector, where examples of this claimed technology would eliminate this need. The display made from examples of this claimed technology would be the transparent eyepiece itself without the need for any projectors. [0053] In yet other examples, the nanowire nature of the nanowire light emitting switch devices 11 allows for flexibility which opens up other opportunities relating to flexible displays. In particular, the wire structure of the nanowire light emitting switch devices 11 allows them to tolerate the stress of flexing and mechanical motion. [0054] Having thus described the basic concept of the invention, it will be rather apparent to those skilled in the art that the foregoing detailed disclosure is intended to be presented by way of example only, and is not limiting. Various alterations, improvements, and modifications will occur and are intended to those skilled in the art, though not expressly stated herein. These alterations, improvements, and modifications are intended to be suggested hereby, and are within the spirit and scope of the invention. Additionally, the recited order of processing elements or sequences, or the use of numbers, letters, or other designations therefore, is not intended to limit the claimed processes to any order except as may be specified in the claims. Accordingly, the invention is limited only by the following claims and equivalents thereto.

Claims

CLAIMS What is claimed is:
1. A nanowire system comprising:
a substrate;
at least one nanowire structure which extends out along an axis from a surface of the substrate, the nano wire structure comprising:
a light emitting diode;
a device driver electrically coupled to control an operational state of the light emitting diode, wherein the light emitting diode and the device driver are integrated to each share at least one doped region.
2. The system as set forth in claim 1 wherein the shared at least one doped region comprises a GaN layer that comprises a cathode region of the light emitting diode and a drain region of the device driver.
3. The system as set forth in claim 2 wherein the light emitting diode further comprises an anode region electrically coupled to the GaN layer that comprises the cathode region and the device driver comprises a channel region electrically coupled between a source region and the GaN layer that comprises the drain region.
4. The system as set forth in claim 3 wherein the source region and the channel region each comprise another GaN layer.
5. The system as set forth in claim 2 wherein the cathode region of the light emitting diode and the drain region of the device driver share a common external connectivity.
6 The system as set forth in claim 3 further comprising a gate metal layer electrically coupled to at least a portion of a periphery of the channel region of the device driver.
7. The system as set forth in claim 1 wherein the at least one nanowire structure comprises two or more nanowire structures and a source region of each of the device drivers is a shared source region.
8. The system as set forth in claim 7 further comprising a gate metal layer electrically coupled with a channel region of two or more nanowire structures.
9. The system as set forth in claim 8 further comprising a transparent conductive film layer that electrically couples together a plurality of adjacent nanowire structures.
10. The system as set forth in claim 9, wherein the plurality of adjacent nanowire structures is electrically coupled by both the transparent conductive film layer and the gate metal layer.
11. The system as set forth in claim 1 wherein a maximum cross sectional dimension of the at least one nanowire structure is less than about 10 microns.
12. The system as set forth in claim 1 wherein a maximum cross sectional dimension of the at least one nanowire structure is less than about 3 microns.
13. The system as set forth in claim 1 further comprising a Ni-based metal drain contact and a Ti-based metal layer adjacent to and electrically connected to a source region.
14. The system as set forth in claim 1 wherein the light emitting diode further comprises one or more layers of material on a light emitting portion of the LED that alter a spectral emission.
15. The system as set forth in claim 14, wherein the one or more layers comprises a color converter.
16. A method of making a nanowire system, the method comprising: providing a substrate;
forming at least one nanowire structure which extends out along an axis from a surface of the substrate, the nanowire structure comprising:
a light emitting diode;
a device driver electrically coupled to control an operational state of the light emitting diode, wherein the light emitting diode and the device driver are integrated to each share at least one doped region.
17. The method as set forth in claim 16 wherein the shared at least one doped region comprises a GaN layer that comprises a cathode region of the light emitting diode and a drain region of the device driver.
18. The method as set forth in claim 17 wherein the light emitting diode further comprises an anode region electrically coupled to the GaN layer that comprises the cathode region and the device driver comprises a channel region electrically coupled between a source region and the GaN layer that comprises the drain region.
19. The method as set forth in claim 18 wherein the source region and the channel region each comprise another GaN layer.
20. The method as set forth in claim 17 wherein the cathode region of the light emitting diode and the drain region of the device driver share a common external connectivity.
21. The method as set forth in claim 18 further comprising forming a gate metal layer electrically coupled to at least a portion of a periphery of the channel region of the device driver.
22. The method as set forth in claim 16 wherein the forming the at least one nanowire structure further comprises forming two or more of the nanowire structures and a source region of each of the device drivers is a shared source region.
23. The method as set forth in claim 22 further comprising forming a gate metal layer electrically coupled with a channel region of two or more nanowire structures.
24. The system as set forth in claim 23 further comprising forming a transparent conductive film layer that electrically couples together a plurality of nanowire structures.
25. The method as set forth in claim 24 wherein the plurality of adjacent nanowire structures is electrically coupled by both the transparent conductive film layer and the gate metal layer.
26. The method as set forth in claim 16 wherein a maximum cross sectional dimension of the at least one nanowire structure is less than about 10 microns.
27. The method as set forth in claim 16 wherein a maximum cross sectional dimension of the at least one nanowire structure is less than about 3 microns.
28. The method as set forth in claim 16 further comprising forming a Ni- based metal drain contact and a Ti-based metal layer adjacent to and electrically connected to a source region.
29. The method as set forth in claim 16 further comprising forming one or more layers of material on a light emitting portion of the LED that alter a spectral emission.
30. The method as set forth in claim 30, wherein the one or more layers comprises a color converter.
PCT/US2019/047707 2018-08-24 2019-08-22 Nanowire light emitting switch devices and methods thereof WO2020046710A2 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
KR1020217005020A KR102483509B1 (en) 2018-08-24 2019-08-22 Nanowire light emitting switch device and method thereof
GB2102306.4A GB2591189B (en) 2018-08-24 2019-08-22 Nanowire light emitting switch devices and methods thereof
JP2021533388A JP7285491B2 (en) 2018-08-24 2019-08-22 Nanowire luminescence switch device and method
CN201980054562.5A CN113646894B (en) 2018-08-24 2019-08-22 Nanowire light-emitting switch device and method thereof

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US201862722268P 2018-08-24 2018-08-24
US62/722,268 2018-08-24

Publications (2)

Publication Number Publication Date
WO2020046710A2 true WO2020046710A2 (en) 2020-03-05
WO2020046710A3 WO2020046710A3 (en) 2020-03-26

Family

ID=69586526

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2019/047707 WO2020046710A2 (en) 2018-08-24 2019-08-22 Nanowire light emitting switch devices and methods thereof

Country Status (6)

Country Link
US (1) US11011571B2 (en)
JP (1) JP7285491B2 (en)
KR (1) KR102483509B1 (en)
CN (1) CN113646894B (en)
GB (1) GB2591189B (en)
WO (1) WO2020046710A2 (en)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11322542B2 (en) * 2020-03-27 2022-05-03 Harvatek Corporation Light-emitting diode (LED) assembly and method of manufacturing an LED cell of the same
US11658257B2 (en) * 2020-03-27 2023-05-23 Harvatek Corporation Light source assembly, optical sensor assembly, and method of manufacturing a cell of the same
JP2022019456A (en) * 2020-07-17 2022-01-27 ソニーセミコンダクタソリューションズ株式会社 Light emitting device and display device
KR20230104947A (en) * 2020-11-16 2023-07-11 이노베이션 세미컨덕터 Monolithic semiconductor LED display system and method
KR20220108843A (en) * 2021-01-27 2022-08-04 삼성디스플레이 주식회사 Light-emitting element, Light-emitting element unit including the same, and display device
CN117276305A (en) * 2023-08-03 2023-12-22 浙江大学 Nanowire light-emitting device and preparation method thereof

Family Cites Families (45)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02252283A (en) * 1989-03-27 1990-10-11 Nec Corp Bistable light emitting device
US6709929B2 (en) * 2001-06-25 2004-03-23 North Carolina State University Methods of forming nano-scale electronic and optoelectronic devices using non-photolithographically defined nano-channel templates
US7323723B2 (en) 2001-12-28 2008-01-29 Sanken Electric Co., Ltd. Semiconductor light-emitting device using phosphors for performing wavelength conversion
TWI220319B (en) 2002-03-11 2004-08-11 Solidlite Corp Nano-wire light emitting device
JP2003316292A (en) 2002-04-19 2003-11-07 Ricoh Co Ltd Display device
US6727645B2 (en) 2002-05-24 2004-04-27 International Business Machines Corporation Organic LED device
US7051945B2 (en) * 2002-09-30 2006-05-30 Nanosys, Inc Applications of nano-enabled large area macroelectronic substrates incorporating nanowires and nanowire composites
AU2006252815A1 (en) 2005-06-02 2006-12-07 Nanosys, Inc. Light emitting nanowires for macroelectronics
US7439560B2 (en) 2005-12-06 2008-10-21 Canon Kabushiki Kaisha Semiconductor device using semiconductor nanowire and display apparatus and image pick-up apparatus using the same
JP5060740B2 (en) 2006-05-26 2012-10-31 シャープ株式会社 Integrated circuit device, method for manufacturing the same, and display device
US8183587B2 (en) 2006-12-22 2012-05-22 Qunano Ab LED with upstanding nanowire structure and method of producing such
US7652280B2 (en) 2007-04-11 2010-01-26 General Electric Company Light-emitting device and article
US20080252202A1 (en) * 2007-04-11 2008-10-16 General Electric Company Light-emitting device and article
US8624968B1 (en) * 2007-04-25 2014-01-07 Stc.Unm Lens-less digital microscope
US9106056B1 (en) 2007-04-25 2015-08-11 Stc.Unm Phase-coupled arrays of nanowire laser devices and method of controlling an array of such devices
JP2009105182A (en) 2007-10-23 2009-05-14 Panasonic Corp Optical integrated device and method for manufacturing optical integrated device
US8129710B2 (en) 2008-04-24 2012-03-06 Hans Cho Plasmon enhanced nanowire light emitting diode
KR20110039313A (en) 2008-07-07 2011-04-15 글로 에이비 Nanostructure LED
US8354665B2 (en) * 2008-08-19 2013-01-15 Lattice Power (Jiangxi) Corporation Semiconductor light-emitting devices for generating arbitrary color
KR20100028412A (en) * 2008-09-04 2010-03-12 삼성전자주식회사 Light emitting diode using nano-rod and method for manufacturing the same
US8791470B2 (en) 2009-10-05 2014-07-29 Zena Technologies, Inc. Nano structured LEDs
KR20100064657A (en) * 2008-12-05 2010-06-15 엘지디스플레이 주식회사 Tft array substrate and method for fabricating of the same
WO2011111943A2 (en) 2010-03-08 2011-09-15 경기대학교 산학협력단 Light emitting display device having nanowire
CA2802539A1 (en) 2010-06-18 2011-12-22 Glo Ab Nanowire led structure and method for manufacturing the same
FR2975532B1 (en) 2011-05-18 2013-05-10 Commissariat Energie Atomique ELECTRICAL CONNECTION IN SERIES OF LIGHT EMITTING NANOWIRES
KR101407209B1 (en) 2010-10-07 2014-06-16 포항공과대학교 산학협력단 Method for formation of micro- and nano-scale patterns and method for producing micro- and nano-scale channel transistor, and micro- and nano-scale channel light emitting transistor using the same
US8350251B1 (en) 2011-09-26 2013-01-08 Glo Ab Nanowire sized opto-electronic structure and method for manufacturing the same
US9590089B2 (en) * 2011-12-30 2017-03-07 Intel Corporation Variable gate width for gate all-around transistors
EP2912699B1 (en) 2012-10-26 2019-12-18 Glo Ab Method for modifying selected portions of nanowire sized opto-electronic structure
FR3005788B1 (en) * 2013-05-14 2016-10-21 Commissariat Energie Atomique OPTOELECTRONIC DEVICE AND METHOD FOR MANUFACTURING THE SAME
FR3011380B1 (en) * 2013-09-30 2017-01-13 Aledia OPTOELECTRONIC DEVICE WITH LIGHT EMITTING DIODES
US9202821B2 (en) * 2013-10-23 2015-12-01 Pixtronix, Inc. Thin-film transistors incorporated into three dimensional MEMS structures
KR20160017321A (en) * 2014-08-04 2016-02-16 삼성디스플레이 주식회사 Organic light emitting diode display and method for manufacturing the same
CN106796952B (en) 2014-09-25 2020-11-06 英特尔公司 III-N family epitaxial device structure on independent silicon table surface
FR3041203B1 (en) 2015-09-14 2019-11-29 Valeo Vision POWER MANAGEMENT OF A MICRO- OR NANO-WIRE LED LIGHT SOURCE
US10249502B2 (en) * 2016-01-22 2019-04-02 International Business Machines Corporation Low resistance source drain contact formation with trench metastable alloys and laser annealing
KR20180133436A (en) * 2016-05-04 2018-12-14 글로 에이비 Integrated multicolor direct viewing display comprising LEDs of different colors and method of manufacturing the same
US10312082B2 (en) 2016-05-09 2019-06-04 The Regents Of The University Of Michigan Metal based nanowire tunnel junctions
US9941329B2 (en) * 2016-05-18 2018-04-10 Globalfoundries Inc. Light emitting diodes (LEDs) with integrated CMOS circuits
JP2018049895A (en) 2016-09-21 2018-03-29 豊田合成株式会社 Semiconductor device
US10497672B2 (en) 2016-10-24 2019-12-03 Nthdegree Technologies Worldwide Inc. Ultra-thin display using printed printed light emitting diodes
US9853114B1 (en) * 2016-10-24 2017-12-26 Samsung Electronics Co., Ltd. Field effect transistor with stacked nanowire-like channels and methods of manufacturing the same
US10784325B2 (en) * 2016-12-23 2020-09-22 Intel Corporation Saddle channel thin film transistor for driving micro LEDs or OLEDs in ultrahigh resolution displays
US10355043B2 (en) * 2017-06-28 2019-07-16 Globalfoundries Inc. Integrated vertical transistors and light emitting diodes
CN111615749B (en) 2018-01-24 2024-11-19 苹果公司 Light-emitting structure

Also Published As

Publication number Publication date
KR20210046674A (en) 2021-04-28
JP7285491B2 (en) 2023-06-02
CN113646894B (en) 2024-07-16
WO2020046710A3 (en) 2020-03-26
KR102483509B1 (en) 2023-01-02
GB2591189B (en) 2022-12-28
US11011571B2 (en) 2021-05-18
GB202102306D0 (en) 2021-04-07
JP2021534595A (en) 2021-12-09
US20200066786A1 (en) 2020-02-27
GB2591189A (en) 2021-07-21
CN113646894A (en) 2021-11-12

Similar Documents

Publication Publication Date Title
US11011571B2 (en) Nanowire light emitting switch devices and methods thereof
US9793252B2 (en) Method of integrating inorganic light emitting diode with oxide thin film transistor for display applications
EP3089225B1 (en) Micro-light-emitting diode
US9231153B2 (en) Micro-light-emitting diode
EP3096363B1 (en) Micro-light-emitting diode
US20190198715A1 (en) Micro LED Display Panel and Method of Manufacturing the Same
US11961941B2 (en) III-nitride multi-wavelength LED arrays with etch stop layer
CN110416244B (en) Display panel and method of making the same
US11916169B2 (en) Active matrix LED array
US11923398B2 (en) III-nitride multi-wavelength LED arrays
TWI769622B (en) Iii-nitride multi-wavelength led arrays
Hartensveld InGaN color tunable full color passive matrix
KR102743117B1 (en) LED array and LED array forming method
US7888152B2 (en) Method of forming laterally distributed LEDs
US20220157884A1 (en) Monolithic semiconductor led display systems and methods thereof
KR100700531B1 (en) Light emitting diodes and manufacturing method thereof

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 19855924

Country of ref document: EP

Kind code of ref document: A2

ENP Entry into the national phase

Ref document number: 202102306

Country of ref document: GB

Kind code of ref document: A

Free format text: PCT FILING DATE = 20190822

ENP Entry into the national phase

Ref document number: 2021533388

Country of ref document: JP

Kind code of ref document: A

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 19855924

Country of ref document: EP

Kind code of ref document: A2

OSZAR »